RTL Design Engineer
Competitive
📍 San Jose, CA
Description: Location: San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modif
